Delayed and Controlled Failures in Tamper-Resistant Software

نویسندگان

  • Gang Tan
  • Yuqun Chen
  • Mariusz H. Jakubowski
چکیده

Tamper-resistant software (TRS) consists of two functional components: tamper detection and tamper response. Although both are equally critical to the effectiveness of a TRS system, past research has focused primarily on the former, while giving little thought to the latter. Not surprisingly, many successful breaks of commercial TRS systems found their first breaches at the relatively näıve tamper-response modules. In this paper, we describe a novel tamper-response system that evades hacker detection by introducing delayed, probabilistic failures in a program. This is accomplished by corrupting the program’s internal state at well-chosen locations. Our tamper-response system smoothly blends in with the program and leaves no noticeable traces behind, making it very difficult for a hacker to detect its existence. The paper also presents empirical results to demonstrate the efficacy of our system.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose

FPGA platforms have been widely used in many modern digital applications due to their low prototyping cost, short time-to-market and flexibility. Field-programmability of FPGA bitstream has made it as a flexible and easy-to-use platform. However, access to bitstream degraded the security of FPGA IPs because there is no efficient method to authenticate the originality of bitstream by the FPGA pr...

متن کامل

A Metric-Based Scheme for Evaluating Tamper Resistant Software Systems

The increase use of software tamper resistance techniques to protect software against undesired attacks comes an increased need to understand more about the strength of these tamper resistance techniques. Currently the understanding is rather general. In this paper we propose a new software tamper resistance evaluation technique. Our main contribution is to identify a set of issues that a tampe...

متن کامل

The aegis Processor Architecture for Tamper-Evident and Tamper-Resistant Processing

We describe the architecture of the aegis processor which can be used to build computing systems secure against both physical and software attacks. aegis assumes that the operating system and all components external to it, such as memory, are untrusted. aegis provides tamper-evident, authenticated environments in which any physical or software tampering by the adversary is guaranteed to be dete...

متن کامل

Tamper Resistant Software Through Dynamic Integrity Checking

Code modification is the main method for software piracy. Making software tamper resistant is the challenge for software protection. In this paper, we present and explore a methodology that we believe can protect program integrity in a more tamper-resilient and flexible manner. we describe a dynamic integrity verification mechanism designed to prevent modification of software. The mechanism mak...

متن کامل

Specifying and Verifying Hardware for Tamper-Resistant Software

We specify a hardware architecture that supports tamper-resistant software by identifying an “idealized” model, which gives the abstracted actions available to a single user program. This idealized model is compared to a concrete “actual” model that includes actions of an adversarial operating system. The architecture is verified by using a finite-state enumeration tool (a model checker) to com...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006